

### AN0031 Application Note

AT32 PWM input test

## Introduction

This application describes how to implement PWM input test using AT32 timers.

Note: The code in this application note is based on Artery's V2.x.x BSP (board support package). When in use, attention should be paid to the differences regarding to the versions of BSP.

Applicable products:

MCU	AT32F series
NCO	AT32L series

# Contents

1	AT3	2 timers	5
	1.1	Timer introduction	. 5
	1.2	Timer configuration	. 6
2	Spe	cification introduction	7
	2.1	AT32 PWM high-frequency test	. 7
	2.2	AT32 PWM low-frequency test	. 8
	2.3	AT32 PWM duty cycle test principle	. 9
3	PWI	۲ test quick start	10
	3.1	Hardware resources	10
	3.2	PWM input test demo	10
4	Rev	ision history	13



# List of tables

Table 1. Document revision histor	y1	3
-----------------------------------	----	---





# List of figures

Figure 1. Block diagram of general-purpose timers	5
Figure 2. High-frequency test principle block diagram	7
Figure 3. Low-frequency test principle block diagram	8
Figure 4. Duty cycle test principle block diagram	9
Figure 5. AT-START-F403 V1.1 board	10
Figure 6. Serial port print information for high-frequency signal test	11
Figure 7. Serial port print information of low-frequency signal test	11
Figure 8. Serial port information for PWM duty cycle test	12

# 1 AT32 timers

## 1.1 Timer introduction

The timers consist of a 16-bit auto-reload counter (except for TM2 and TMR5 with 32-bit autoreload counters) driven by a programmable prescaler. They can be used for various purposes, including measuring the pulse width of input signals (input capture) or generating output waveforms (output compare, PWM, dead-time complementary PWM)

Pulse width and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock control prescaler.





The timers consist of four parts (Figure 1), including the Clock Unit that provides clock driver for timers, the Time-base Unit with counter function, the Input Capture that allows input signals to enter timer mode, and the Output Compare featuring PWM output of integrated timers.



### **1.2** Timer configuration

#### 1) Clock enable

crm\_periph\_clock\_enable(CRM\_TMR2\_PERIPH\_CLOCK, TRUE);;

#### 2) Initialize timer parameters, set auto-reload value, division factors and count mode

In the library function, the timer parameters are initialized by the initialization function tmr\_base\_init () and tmr\_cnt\_dir\_set():

#### void tmr\_base\_init(tmr\_type\* tmr\_x, uint32\_t tmr\_pr, uint32\_t tmr\_div):

Where, the first parameter indicates the specific timer, the second parameter (tmr\_pr) periodic counter value, and the third parameter (tmr\_div) the frequency division factor.

#### void tmr\_cnt\_dir\_set(tmr\_type \*tmr\_x, tmr\_count\_mode\_type tmr\_cnt\_dir):

Where, the first parameter indicates the specific timer, the second parameter (tmr\_cnt\_dir) the specific counting mode (such as, up, down, or up/down counting).

In particularly, the Plus mode is a unique feature of TMR2 and TMR5.

The tmr\_32\_bit\_function\_enable() function is used to enable the Plus mode.

When the Plus mode is enabled, the TMRx\_CVAL,TMRx\_PR and TMRx\_CxDT are expanded from 16 bits to 32 bits.

#### void tmr\_32\_bit\_function\_enable(tmr\_type \*tmr\_x, confirm\_state new\_state):

The tmr\_clock\_source\_div\_set() function is used to configure timer frequency division parameters (note that it is different from TMR\_DIV, which is used to configure filtering and dead time);

The tmr\_repetition\_counter\_set() function is used to configure repetition period register (for advanced timers TMR1/TMR8/TMR15 only). Such both functions are not used in this example, with only brief introduction about them here.

void tmr\_clock\_source\_div\_set(tmr\_type \*tmr\_x, tmr\_clock\_division\_type tmr\_clock\_div); void tmr\_repetition\_counter\_set(tmr\_type \*tmr\_x, uint8\_t tmr\_rpr\_value);

#### 3) Set TMRx\_IDEN to enable interrupt update

void tmr\_interrupt\_enable(tmr\_type \*tmr\_x, uint32\_t tmr\_interrupt, confirm\_state new\_state); The parameter tmr\_interrupt indicates the type of interrupts that are enabled, including interrupt update, trigger interrupt and input capture interrupt.

#### 4) Set TMRx interrupt priority

This is done by calling the nvic\_irq\_enable().

#### 5) Enable TMRx.

void tmr\_counter\_enable(tmr\_type \*tmr\_x, confirm\_state new\_state);

#### 6) Program interrupt service functions.



## 2 Specification introduction

### 2.1 AT32 PWM high-frequency test



When testing high-frequency signals, the high-frequency signal input is used as the clock source of timer TMR2 (shown in Figure 2) to enable TMR2 counter to count while using another timer as a clock benchmark, the change value of TMR2 counter is captured base on certain intervals, such as 1s, which is the frequency value of the high-frequency signals.

Two timers are used, one of which is TMR2 (because the PMEN bit in the TMR2\_CTRL1 can be set to enable TMRx plus mode so that TMRx\_CNT, TMRx\_PR and TMRx\_CxDT can be extended from 16 bit to 32 bit) that is helpful for the counter to count without overflow generation when testing high frequency signals.

The advantage of this operation is that it not only can test the high-frequency signals up to 50 MHz, without frequent interrupt generation, but also has redundant codes to handle customer tasks. The frequencies tested in this method range from 500 MHz to 1 Hz (TMR2 operating frequency is 240 MHz).

Note: Plus mode is a unique feature of TMR2 and TMR5. The use of other TMR without plus mode, or AT32 MCU without plus mode TMR will cause the testing frequency to be limited.





When testing low-frequency signals, the low-frequency signal input is used as the input capture of TMR2 (shown in Figure3) to trigger the input capture interrupt of TMR2. The counter change value between two input captures divided by the working clock of TMR2 is equal to the frequency value of the low-frequency signals.

The reason of selection of TMR2 is that it can enable TMRx plus mode by setting the PMEN bit in the TMR2\_CTRL1 to extend TMRx\_CNT, TMRx\_AR and TMRx\_CxDT from 16 bits to 32 bits, making it convenient to conduct low frequency testing.

The minimum frequency tested in this method is 56 MHz (TMR2 operating frequency is 240 MHz).

Note: Plus mode is a unique feature of TMR2 and TMR5. The use of other TMR without plus mode, or AT32 MCU without plus mode TMR will cause the testing frequency to be limited.

## 2.3 AT32 PWM duty cycle test principle



PWM duty cycle test is measured in gated mode (shown in Figure 4). The input signals are used as the input signals of two timers simultaneously to control the counter of timers. While one counts on the high level stage of the input signals, the other counts on the low level stage, with the third timer as a time benchmark, capture the counter values of the two timers during certain interrupt, for example, 1s, and the ratio of the two values refers to the latest PWM duty cycle.

The reason of selection of TMR2 and TMR5 is that they can enable TMRx plus mode by setting the PMEN bit in the TMRx\_CTRL1 to extend TMRx\_CNT, TMRx\_AR and TMRx\_CxDT from 16 bits to 32 bits to facilitate test.

The advantage of this method is being that they can measure the duty cycle of higher frequencies, such as, up to 10 MHz, within 1% error. Without frequent generation of interrupts, it also holds abundant codes to handle customer tasks.

Note: Plus mode is a unique feature of TMR2 and TMR5. The use of other TMR without plus mode, or AT32 MCU without plus mode TMR will cause the testing frequency to be limited.



## **3 PWM test quick start**

### 3.1 Hardware resources

1) AT-START-F403A evaluation board



Figure 5. AT-START-F403 V1.1 board

Note: This demo is based on the hardware conditions of AT32F403. If the user wants to apply it to other AT32 parts, please make the corresponding modifications.

### 3.2 **PWM** input test demo

Open PWM Input Test project source code, there are three macros in the at32f403a\_407\_clock.h:

#define high\_frequency\_test

#define low\_frequency\_test

#define duty\_ration\_test

They are used to test high-frequency, low-frequency signals and PWM duty cycle, respectively. Open the macro to be tested (Notice: only open one macro at a time)

Open the *PWM Output* source code, there are three macros in the at32f403a\_407\_clock.h:

#define Output\_High\_Frequency

#define Output\_Low\_Frequency

#define Output\_PWM\_Duty\_Ration\_10

They are used to test high-frequency, low-frequency signals and PWM duty cycle respectively.

The AT-LINK-EZ onboard AT-START has serial interface output feature so that it can output the PA9 of the USART1\_TX port to PC. Besides, it is possible to use other serial interface tool for test result output.



#### For high-frequency signal test:

1. Open *PWM Output* source code macro definition: #define Output\_High\_Frequency.

PA8 generates 30 MHz PWM (I/O is operating at high frequency, so the max frequency can be reduced accordingly). Compile and download to the test board 1.

2. Open *PWM Input Test* source code macro definition: #define High\_Frequency\_Test, compile and download to the test board 2.

3. Connect the PA8 of test board 1 to the PA0 of test board 2, and USART1 outputs the current PWM frequency information via PA9.

Serial port print information by is as follows:

Figure 6. Serial port print information for high-frequency signal test

Make	sure connected with external signal	
Hi gh	Frequency : 60000002 Hz	
Hi gh	Frequency : 60000001 Hz	
Hi gh	Frequency : 60000001 Hz	
Hi gh	Frequency : 60000001 Hz	
High	Frequency : 60000002 Hz	
High	Frequency : 60000001 Hz	
High	Frequency : 60000001 Hz	
Hi gh	Frequency : 60000001 Hz	

#### For low-frequency signal test:

1. Open *PWM Output* source code macro definition: #define Output\_Low\_Frequency, PA8 generates 500 MHz PWM, compile and download to the test board 1.

2. Open *PWM Input Test* source code macro definition: #define Low\_Frequency\_Test, compile and download to the test board 2.

3. Connect PA8 of the test board 1 to the PA0 of test board 2, and USART1 outputs the current PWM frequency information via PA9.

Serial port print information: (disregard the first data)

Figure 7. Serial	port print information	of low-frequency	signal test
------------------	------------------------	------------------	-------------

Mak	e sure com	۱e	cted	with .	external	signal	
Low	Frequency		499.	999969	🤊 mhz 👘	-	
Low	Frequency		499.	999969	🤉 mhz 👘		
Low	Frequency		499.	999969	🤉 mhz 👘		
Low	Frequency		499.	999969	🤉 mhz 👘		
Low	Frequency		499.	999969	🤊 mhz 👘		
Low	Frequency		499.	999969	🤉 mhz		
Low	Frequency		499.	999969	🤊 mhz 👘		
Low	Frequency		499.	999969	9 mhz		



#### ■ For PWM duty cycle test:

1. Open *PWM Output* source code macro definition: #define Output\_PWM\_Duty\_Ration\_10, PA8 generates 6 MHz PWM, the duty cycle is 10%, compile and download to the test board 1.

2. Open *PWM Input Test* source code macro definition: #define Duty\_Ration\_Test. Compile and download to the test board 2.

3. Connect the PA8 in test board 1 to the PA0 of test board 2, and USART1 outputs the current PWM duty cycle information through PA9.

Serial port information as follows:

Make	sure co	)NI	nected	witl	n ext	ernal	signal	
Duty	Ration		10.79	1441	96			
Duty	Ration		10,79	3387	96			
Duty	Ration		10.79	1404	96			
Duty	Ration		10, 79;	2070	96			
Duty	Ration		10, 79;	2516	96			
Duty	Ration		10, 79;	2645	96			
Duty	Ration		10.79	1965	<b>%</b>			
Duty	Ration		10,79	3122	%			

Figure 8. Serial port information for PWM duty cycle test



# 4 Revision history

Table 1	Document	revision	history
---------	----------	----------	---------

Date	Revision	Changes
2021.12.30	2.0.0	Initial release



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

Purchasers are solely responsible for the selection and use of ARTERY's products and services; ARTERY assumes no liability for purchasers' selection or use of the products and the relevant services.

No license, express or implied, to any intellectual property right is granted by ARTERY herein regardless of the existence of any previous representation in any forms. If any part of this document involves third party's products or services, it does NOT imply that ARTERY authorizes the use of the third party's products or services, or permits any of the intellectual property, or guarantees any uses of the third party's products or services or intellectual property in any way.

Except as provided in ARTERY's terms and conditions of sale for such products, ARTERY disclaims any express or implied warranty, relating to use and/or sale of the products, including but not restricted to liability or warranties relating to merchantability, fitness for a particular purpose (based on the corresponding legal situation in any unjudicial districts), or infringement of any patent, copyright, or other intellectual property right.

ARTERY's products are not designed for the following purposes, and thus not intended for the following uses: (A) Applications that have specific requirements on safety, for example: life-support applications, active implant devices, or systems that have specific requirements on product function safety; (B) Aviation applications; (C) Aerospace applications or environment; (D) Weapons, and/or (E) Other applications that may cause injuries, deaths or property damages. Since ARTERY products are not intended for the above-mentioned purposes, if purchasers apply ARTERY products to these purposes, purchasers are solely responsible for any consequences or risks caused, even if any written notice is sent to ARTERY by purchasers; in addition, purchasers are solely responsible for the compliance with all statutory and regulatory requirements regarding these uses.

Any inconsistency of the sold ARTERY products with the statement and/or technical features specification described in this document will immediately cause the invalidity of any warranty granted by ARTERY products or services stated in this document by ARTERY, and ARTERY disclaims any responsibility in any form.

© 2021 Artery Technology -All rights reserved