

## ESD protection design guide for AT32 USB interface

## Introduction

This application note provides ESD protection design guide for AT32 USB 2.0 interface.

Applicable products:

MCU	AT32F403xx
	AT32F413xx
	AT32F415xx
	AT32F403Axx
	AT32F407xx
	AT32F435xx
	AT32F437xx
	AT32F425xx

## Contents

<b>1</b>	<b>Overview .....</b>	<b>5</b>
<b>2</b>	<b>ESD protection design guide.....</b>	<b>7</b>
<b>3</b>	<b>Selection of ESD protection device .....</b>	<b>8</b>
3.1	Clamping voltage.....	8
3.2	Signal integrity.....	8
<b>4</b>	<b>Revision history.....</b>	<b>9</b>

## List of tables

Table 1. JS-001-2017 standard classification .....	5
Table 2. IEC61000-4-2 standard classification .....	6
Table 3. Document revision history .....	9


## List of figures

Figure 1. JS-001-2017 standard test waveform .....	5
Figure 2. IEC61000-4-2 standard test waveform .....	6
Figure 3. USB ESD protection circuit .....	7
Figure 4. VBUS detection circuit.....	7

## 1 Overview

The hot-pluggable characteristics of the USB interface is susceptible to electrostatic discharge that damages the components, such as, crash, board burning, and disconnection and so on. It is necessary to design ESD protection on the USB interface following the two standards of JS-001-2017 (HBM) and IEC61000-4-2. HBM requires that the USB interface is capable of withstanding up to 2 kV discharge. *Figure 1* and *Table 1* shows JS-001-2017 standard test waveform and classification, and *Figure 2* and *Table 2* shows IEC61000-4-2 standard test waveform and classification.

**Figure 1. JS-001-2017 standard test waveform**



**Table 1. JS-001-2017 standard class level**

Class	Voltage range	Current range
Class 0	$V < 250 \text{ V}$	$I < 0.17 \text{ A}$
Class 1A	$250 \text{ V} < V < 500 \text{ V}$	$0.17 \text{ A} < I < 0.33 \text{ A}$
Class 1B	$500 \text{ V} < V < 1000 \text{ V}$	$0.33 \text{ A} < I < 0.67 \text{ A}$
Class 1C	$1 \text{ kV} < V < 2 \text{ kV}$	$0.67 \text{ A} < I < 1.33 \text{ A}$
Class 2	$2 \text{ kV} < V < 4 \text{ kV}$	$1.33 \text{ A} < I < 2.67 \text{ A}$
Class 3A	$1 \text{ kV} < V < 8 \text{ kV}$	$2.67 \text{ A} < I < 5.33 \text{ A}$
Class 3B	$V > 8 \text{ kV}$	$I > 5.33 \text{ A}$

Figure 2. IEC61000-4-2 standard test waveform




Table 2. IEC61000-4-2 standard class level


Level	Contact	Air	Peak current (A)
	indicated voltage (kV)		
1	2	3	7.5
2	4	4	15
3	6	8	22.5
4	8	15	30

## 2 ESD protection design tips

It is recommended to add ESD protection device and VBUS monitoring circuit to detect overvoltage when designing USB interface. Design tips are as follows:


- ESD protection device should be placed close to the USB socket interface (ESD entry point) as much as possible
- VBUS, USB data line (USB\_D+/USB\_D-) and ID (if OTG) must be protected against ESD.

Figure 3. USB ESD protection circuit



- VBUS track should be isolated from D+/D- as much as possible
- The metal housing of USB socket must be connected to the device housing ground
- When the VBUS supply is not needed, it can be connected to non-5V-tolerant I/O through a resistor voltage divider, or to 5V-tolerant GPIO directly, used as VBUS detection signal.

Figure 4. VBUS detection circuit



## 3 Selection of ESD protection device

The transmission rate of USB2.0 FS reaches up to 12 Mbps, and thus TVS array diodes are generally used for ESD protection. When an ESD event arrives, the diode in TVS can be forward-conducted so that the transient current bypasses the sensitive CMOS component and the transient high voltage is reduced to the clamp voltage value in order to protect the interface circuit against ESD damage.

### 3.1 Clamping voltage

When ESD events are generated, the protection device limits the high voltage pulse to the clamping voltage, and shunts most of the pulse current to the ground in order to protect the back-end sensitive devices. However, there are still some residual current flowing into the protected device. The peak current during ESD event period is the sum of the shunt current passing through ESD protection device and the residual current flowing into the protected device. The power imposed on the protected device depends on the clamping voltage and the residual current.

Clamping voltage can be calculated based on the formula:

$$\text{Clamping voltage (VCL)} = \text{VBR} + I_o \text{ (residual current)} \times R_o \text{ (resistance of the protected device)}$$

For the selection of the clamping voltage of the ESD protection device, the designer must understand which kind of test conditions to be used for determining the value. Based on IEC61000-4-2 Level 4 standard, ESD pulse has the rise time less than 1ns and the duration less than 100 ns, as well as 30A peak current.

ESD protection diode with a clamping voltage of 5V may exceed 30V during the actual ESD test. Without this understanding, the designer may select ESD protection devices according to the minimum clamping voltage in the datasheet.

### 3.2 Signal integrity

The data transmission system requires that the receptors achieve a certain level of signal integrity. The rise time and fall time of the signal is limited by the impedance of the overall transmission path, along with all parasitic capacitances of the interface. These parasitic capacitances may be introduced by mismatched PCB tracks, USB socket pins or other paralleling capacitances. Therefore it is required that the capacitances of ESD protection devices must be smaller and have the capability to provide ESD protection.

## 4 Revision history

Table 3. Document revision history

Date	Revision	Changes
2019.08.20	1.0.0	Initial release
2022.3.1	2.0.0	<ol style="list-style-type: none"><li>1. Added AT32F435/437/425 to the applicable product list</li><li>2. Updated the description of <a href="#">2 ESD protection design tips</a></li></ol>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

Purchasers are solely responsible for the selection and use of ARTERY's products and services, and ARTERY assumes no liability whatsoever relating to the choice, selection or use of the ARTERY products and services described herein.

No license, express or implied, to any intellectual property rights is granted under this document. If any part of this document deals with any third party products or services, it shall not be deemed a license grant by ARTERY for the use of such third party products or services, or any intellectual property contained therein, or considered as a warranty regarding the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

Unless otherwise specified in ARTERY's terms and conditions of sale, ARTERY provides no warranties, express or implied, regarding the use and/or sale of ARTERY products, including but not limited to any implied warranties of merchantability, fitness for a particular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right.

Purchasers hereby agrees that ARTERY's products are not designed or authorized for use in: (A) any application with special requirements of safety such as life support and active implantable device, or system with functional safety requirements; (B) any air craft application; (C) any automotive application or environment; (D) any space application or environment, and/or (E) any weapon application. Purchasers' unauthorized use of them in the aforementioned applications, even if with a written notice, is solely at purchasers' risk, and is solely responsible for meeting all legal and regulatory requirement in such use.

Resale of ARTERY products with provisions different from the statements and/or technical features stated in this document shall immediately void any warranty grant by ARTERY for ARTERY products or services described herein and shall not create or expand in any manner whatsoever, any liability of ARTERY.

© 2022 Artery Technology -All rights reserved